设为首页 收藏本站
查看: 1254|回复: 0

[经验分享] 思科——硬件板级设计(Hardware Board Design Engineer)要求

[复制链接]

尚未签到

发表于 2015-11-4 15:47:57 | 显示全部楼层 |阅读模式
Prepare for next year~~~
1. Hardware Board Design Engineer-CABU-Shanghai
工作类型:全职工作地点:上海薪资待遇:面议所属职类:技术研发招聘人数:若干所属部门:---发布日期:2012-10-09截止日期:2012-12-08Responsibilities:
1、Participates on a project team of engineers involved in the specification, design, development and test of hardware for HFC products.
2、
Design hardware PCB board including power supply, micro controller, AD/DA and etc.
3、Interfaces cross-functionally at the working team level.
4、Work closely with SW design engineer, layout engineer, mechanical engineer and test engineer throughout the development process

Requirements:
Must have skill/experiences
1、Familiar with 8/16/32 bit MCU/Network processor or CPLD/FPGA,
2、Familiar with ECAD tool, such as Protel(Altium Designer), Cadence Concept/Allegro, or MetorDxDesigner.
3、Familiar with ADC/DAC,and interface such as RS232, RS485, SPI and I2C
4、Experience in board level bring up
5、Knowledge in high speed circuit design
6、Fluent English speaking and writing

Good to have skill/experiences
1、Capability of proficiency with spice (or equivalent) circuit simulation
2、Networking knowledge such as TCP/IP, MAC and PHY layers
3、General knowledge of modulation such as QAM and OFDM
4、knowledge for DOCSIS, HFC, PON or WiFi
5、Hands-on trouble shooting experience

Educational Background
Typically requires MSEE/CS
2. Hardware Board Design Engineer-UFSSPG-Shanghai
工作类型:全职工作地点:上海薪资待遇:面议所属职类:技术研发招聘人数:若干所属部门:---发布日期:2012-10-09截止日期:2012-12-08Responsibilities:
1、Participates on a project team of engineers involved in the specification, design, development and test of hardware for networking products.
2、Design hardware solutions and work in the team to develop boards.
3、Interfaces cross-functionally at the working team level.
4、Work closely with ASIC, Design for Test, diagnostics, software and mechanical developers throughout the development process.
5、Job involves setting up and monitoring Electronic Design Verification Test units.

Requirements:
Must have skill/experiences
1、Knowledge in high speed circuit design;
2、Familiar with ECAD tool, such as Cadence Concept/Allegro, or MetorDxDesigner.
3、Familiar with Verilog HDL or VHDL HDL.
4、Experience in system level bring up.
5、Problem solving requires originality and ingenuity using knowledge gained while specializing in field.
6、Self-motivation, teamwork and strong communication skills are essential

Good to have skill/experiences
1、Experience with FPGA simulation or design verification techniques.
2、Knowledge in EMC/EMI
3、Capability of proficiency with spice (or equivalent) circuit simulation, field-solver and time/frequency domain analysis, familiarity with high speed serdes design, PLL design and LVDS, LVPECL, CML and other high-performance I/O technologies.
4、Experience correlating simulation results with lab measurements using oscilloscopes, TDRs and spectrum analyzers

Educational Background
Typically requires MSEE/CS/Automation Control/Ph.D
3. Hardware Engineer-SAVBU-Shanghai
工作类型:全职工作地点:上海薪资待遇:面议所属职类:技术研发招聘人数:若干所属部门:---发布日期:2012-10-09截止日期:2012-12-08Responsibilities:
1、Responsible for next generation server or data center switch HW design
2、Responsible for qualification of HDD, DIMM, PCIe and relative part qualification of Cisco next generation server.
3、Co-ordinate with US team for any design or qual issue.
4、Co-ordinate with Manufacture vendors for any production issue.
5、Make test for investigation in case there meets with issue during design or qual process.

Requirements:
Must have skill/experiences
1、Electronic, communication, automation or related major
2、Gooding communication skill
3、Good sense of team working

Good to have skill/experiences
1、Knowledge of X86 architecture
2、Fluent written and oral English skill

Educational Background
Typically requires Master Degree

Key Words:PCB Board,Bus,MCU,English DSC0000.jpg

运维网声明 1、欢迎大家加入本站运维交流群:群②:261659950 群⑤:202807635 群⑦870801961 群⑧679858003
2、本站所有主题由该帖子作者发表,该帖子作者与运维网享有帖子相关版权
3、所有作品的著作权均归原作者享有,请您和我们一样尊重他人的著作权等合法权益。如果您对作品感到满意,请购买正版
4、禁止制作、复制、发布和传播具有反动、淫秽、色情、暴力、凶杀等内容的信息,一经发现立即删除。若您因此触犯法律,一切后果自负,我们对此不承担任何责任
5、所有资源均系网友上传或者通过网络收集,我们仅提供一个展示、介绍、观摩学习的平台,我们不对其内容的准确性、可靠性、正当性、安全性、合法性等负责,亦不承担任何法律责任
6、所有作品仅供您个人学习、研究或欣赏,不得用于商业或者其他用途,否则,一切后果均由您自己承担,我们对此不承担任何法律责任
7、如涉及侵犯版权等问题,请您及时通知我们,我们将立即采取措施予以解决
8、联系人Email:admin@iyunv.com 网址:www.yunweiku.com

所有资源均系网友上传或者通过网络收集,我们仅提供一个展示、介绍、观摩学习的平台,我们不对其承担任何法律责任,如涉及侵犯版权等问题,请您及时通知我们,我们将立即处理,联系人Email:kefu@iyunv.com,QQ:1061981298 本贴地址:https://www.yunweiku.com/thread-135099-1-1.html 上篇帖子: [原创]让我们一起CCNA吧系列文章四:CISCO IOS介绍 下篇帖子: 思科路由器配置与命令使用说明
您需要登录后才可以回帖 登录 | 立即注册

本版积分规则

扫码加入运维网微信交流群X

扫码加入运维网微信交流群

扫描二维码加入运维网微信交流群,最新一手资源尽在官方微信交流群!快快加入我们吧...

扫描微信二维码查看详情

客服E-mail:kefu@iyunv.com 客服QQ:1061981298


QQ群⑦:运维网交流群⑦ QQ群⑧:运维网交流群⑧ k8s群:运维网kubernetes交流群


提醒:禁止发布任何违反国家法律、法规的言论与图片等内容;本站内容均来自个人观点与网络等信息,非本站认同之观点.


本站大部分资源是网友从网上搜集分享而来,其版权均归原作者及其网站所有,我们尊重他人的合法权益,如有内容侵犯您的合法权益,请及时与我们联系进行核实删除!



合作伙伴: 青云cloud

快速回复 返回顶部 返回列表